

MODEL NAME : Maple  
PCB NO : DA8000WL000 LA-B012PR01


# Dell / Compal Confidential

## Schematic Document


Intel Shark Bay ULT  
Maple 14"/15" Value  
UMA / DIS AMD 25W/S3+DDR3x4

2014-01-21      Rev: 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2014/01/20	Deciphered Date	2015/01/19	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		MCP(1,2/19) eDP,XDP,MISC		Document Number	Rev
		LA-B012P		1.0	
		Date: Tuesday, August 05, 2014		Sheet 1 of 55	



Compal Confidential  
File Name : LA-B012P



## Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA3
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD
13	240K +/- 1%	2.316V	2.329V	2.343V	0xAE - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6
19	NC	3.000V	3.300V	3.300V	0xE7 - 0xFF

SMBUS Control Table

	SOURCE	BATT	Charger	VGA	DIMM	XDP	Thermal Sensor	FFS
EC_SMB_CK1 EC_SMB_DA1	KB9012	V	V					
EC_SMB_CK2 EC_SMB_DA2	KB9012			V			V	
SMBCLK SMBDATA	ULT				V	V		V
SML0CLK SML0DATA	ULT							
SML1CLK SML1DATA	ULT							

Link

Symbol Note :



: means Digital Ground



: means Analog Ground

## CLOCK SIGNAL

CLKOUT_PCIE0	
CLKOUT_PCIE1	
CLKOUT_PCIE2	10/100 LAN
CLKOUT_PCIE3	MINI Card (WLAN)
CLKOUT_PCIE4	dGPU
CLKOUT_PCIE5	

www.laptopblue.vn

## HSW BOARD ID Table

Board ID	UMA	DIS (JET)	DIS (Topaz)
0	SSI		
1		SSI	
2			SSI
3	PT		
4		PT	
5			PT
6	ST		
7		ST	
8			ST
9	1.0		
10		1.0	
11			1.0

## BDW BOARD ID Table

Board ID	UMA	DIS (JET)	DIS (Topaz)
0	Pre-SSI		
1		Pre-SSI	
2			Pre-SSI
3	SSI		
4		SSI	
5			SSI
6	PT		
7		PT	
8			PT
9	ST		
10		ST	
11			ST
12	1.0		
13		1.0	
14			1.0

ULT

## USB3.0

Port1	USB connector 1
Port2	USB connector 2
Port3	
Port4	

## USB2.0

Port0	USB connector 1
Port1	USB connector 2
Port2	USB connector 3 (D/B)
Port3	
Port4	MINI Card (WLAN)
Port5	Touch Screen Panel
Port6	Card Reader
Port7	Camera

## PCI EXPRESS


Lane 1	
Lane 2	
Lane 3	10/100 LAN
Lane 4	MINI Card (WLAN)
Lane 5	PEG (AMD JET/TOBAZ)
Lane 6	

## SATA

SATA0	HDD
SATA1	
SATA2	
SATA3	

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title	MCP(1,2/19) eDP, XDP, MISC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF F&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B012P
				Date	Tuesday, August 05, 2014
				Sheet	4 of 55


SMBUS Address [0x9a]





### I3-4020U-15W-GT2-MP




### I5-4210U-15W-GT2-MP



### I7-4510U-15W-GT2-MP




reference Shark Bay ULT Validation Customer Debug Port Implementation Requirement Rev 1.0










CAD Note:  
Avoid stub in the PWRGD path  
while placing resistors RC115



### DDR3 COMPENSATION SIGNALS



CAD Note:  
Trace width=12-15 mil, Spacing=20 mils  
Max trace length=500 mil





CAD Note:Trace width=20 mils ,Spacing=25mil,  
Max length=100 mils.



Security Classification	Compal Secret Data		Title	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	MCP(L2/19) eDP,XDP,MISC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number
				LA-B012P
				Date: Version: Asst: 05, 2014
				Sheet 6 of 85

## Interleaved Memory




confirm by intel request PDG P141


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title	MCP(3,4/19) DDR3	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-B012P	1.0
Date:				Tuesday, August 05, 2014	Sheet	7 of 55










## MEM Bus : DDR/XDP/WLAN/TP



## SML1 Bus : EC/Sensors





## For GCLK








10/100 LAN ----->


WLAN (Mini Card) ----->

dGPU ----->







Note: SUSACK# and SUSWARN# can be tied together if EC does not want to involve in the handshake mechanism for the Deep Sleep state entry and exit  
CAN be NC ,if not support Deep Sx










**PCH\_BATLOW#** Need pull high to VCCDSW3\_3  
(If no deep Sx , connect to VCCSUS3\_3)




DSWODVREN - On Die DSW VR Enable  
 \* H : Enable(DEFAULT)  
 L : Disable

**DSWODVREN - ON DIE DSW VR ENABLE**  
**HIGH = ENABLED (DEFAULT)**  
**LOW = DISABLED**




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title	MCP(8,9/19) DDI,EDP,GPIO	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docuement Number	Rev	
				LA-B012P	1.0	
Date: Tuesday, August 05, 2014				Sheet	10	of 55






**CAD NOTE:**  
Route single-end 50-ohms and max 500-mils length.  
Avoid routing next to clock pins or under stitching capacitors.  
Recommended minimum spacing to other signal traces is 15 mils.






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title	MCP(11/19) PCIE,USB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docuement Number	Rev	
				LA-B012P	1.0	
Date: Tuesday, August 05, 2014				Sheet	12	of 55










## CFG STRAPS for CPU



Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port
	0: Enabled; An external Display Port device is connected to the Embedded Display Port



H=4mm

2-3A to 1 DIMMs/channel


Populate RD1, De-Populate RD7 for Intel DDR3 VREFDQ multiple methods M1  
Populate RD7, De-Populate RD1 for Intel DDR3 VREFDQ multiple methods M3

<7> DDR\_A\_DQS#0..7  
<7> DDR\_A\_DQ0..63  
<7> DDR\_A\_DQS0..7  
<7> DDR\_A\_MA0..15



All VREF traces should have 10 mil trace width

Layout Note:  
Place near JDIMM1

Note:  
Check voltage tolerance of VREF\_DQ at the DIMM socket



Layout Note:  
Place near JDIMM1. 203, 204




<7> DDR\_CKE0\_DIMMA#  
<7> DDR\_A\_BS2  
<7> M\_CLK\_DDR0  
<7> M\_CLK\_DDR#0  
<7> DDR\_A\_BS0  
<7> DDR\_A\_WE#  
<7> DDR\_A\_CAS#  
<7> DDR\_CS1\_DIMMA#



DDR\_A\_D32  
DDR\_A\_D33  
DDR\_A\_DQ34  
DDR\_A\_DQ35  
DDR\_A\_D34  
DDR\_A\_D35  
DDR\_A\_D40  
DDR\_A\_D41  
DDR\_A\_D42  
DDR\_A\_D43  
DDR\_A\_D48  
DDR\_A\_D49  
DDR\_A\_DQ36  
DDR\_A\_DQ37  
DDR\_A\_D50  
DDR\_A\_D51  
DDR\_A\_D56  
DDR\_A\_D57  
DDR\_A\_D58  
DDR\_A\_D59

DDR\_A\_D36  
DDR\_A\_D37  
DDR\_A\_D38  
DDR\_A\_D39  
DDR\_A\_D44  
DDR\_A\_D45  
DDR\_A\_D46  
DDR\_A\_D47  
DDR\_A\_D52  
DDR\_A\_D53  
DDR\_A\_D54  
DDR\_A\_D55  
DDR\_A\_D60  
DDR\_A\_D61  
DDR\_A\_DQ38  
DDR\_A\_DQ39  
DDR\_A\_D62  
DDR\_A\_D63

CAD NOTE  
PLACE THE CAP NEAR TO DIMM RESET PIN




### DDR3L SODIMM ODT GENERATION









**H=4mm**

### 2-3A to 1 DIMMs/channel




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDRIII DIMMB		
				Docuement Number	Rev	
				LA-B012P		1.0
Date: Tuesday, August 05, 2014				Sheet	18	of 55











THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAI ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEFENSE AUTHORIZED BY COMPAI ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAI ELECTRONICS, INC.

Document Number: **LA-B012P** Rev. **1.0**

Date: **Tuesday, August 05, 2014** Sheet **22** of **55**







USB connector1  
USB20 port0  
USB30 port1






IO to MB CONN  
Substitute:SP01001FS00





LED/B TO M/B  
SP01001A900







Security Classification				Compal Secret Data				Title			
Issued Date				2014/01/20		Deciphered Date		2015/01/19		Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size		Document Number		Rev		Date	
						LA-B012P		1.0		Tuesday, August 05, 2014	
										Sheet 25 of 55	

NGFF WL Con (E Key)




+3VALW TO +3VS\_WLAN\_NGFF





The schematic diagram illustrates the I2C interface for the ACES 51524-080N-001 camera module. The module's I2C pins (I2C1\_SDA\_TP, I2C1\_SCL\_TP, EC\_TP\_INT#) are connected to the module's internal components, including resistors (RE340, RC78, RE329, RE336, RE337), capacitors (CE58), and the JTP connector. The module is powered by +3VS\_TOUCH and ground. The I2C1\_SDA\_TP and I2C1\_SCL\_TP pins are connected to the module's SDA and SCL pins through resistors. The EC\_TP\_INT# pin is connected to the module's INT# pin through a capacitor. The module's ground is connected to the system ground.




Pin connection diagram for the ACES\_51524-0100N-001 connector. The diagram shows a 12-pin connector with pins 1 through 12. Pin 1 is labeled +3VS\_TOUCH. Pin 2 is labeled +3VS\_TOUCH. Pin 3 is labeled TP\_CLK. Pin 4 is labeled TP\_DATA. Pin 5 is labeled PTP\_DS#. Pin 6 is labeled TP\_INT#. Pin 7 is labeled I2C1\_SCL\_TPI#. Pin 8 is labeled I2C1\_SDA\_TPI#. Pin 9 is labeled I2C1\_TPI#. Pin 10 is labeled I2C1\_TPI#. Pin 11 is labeled JTP1. Pin 12 is labeled GND. The diagram also shows a connection for PTP\_KBBL# to pin 3 and a connection for +3VS\_TOUCH to pin 1. The connector is labeled ACES\_51524-0100N-001 CONN@.

# FAN Control circuit


The schematic diagram illustrates a FAN Control circuit. It features a 40mil trace and a 2.2uF 0.003 6.3V6K capacitor. A 100K 0.402 50V7K resistor is connected to a 3VS power source. The circuit also includes a 5VS power source, a CE25 2.2uF 0.003 6.3V6K capacitor, a UE3 APE8875M SOP 8P IC, a RE50 10K 0.402 5% resistor, a 3VS power source, a 40mil trace, a CE24 0.01uF 0.402 16V7K capacitor, and a JFAN ACES 88231-03041 CONN component. The circuit is connected to EN\_DFAN1 and FAN\_SPEED1 signals.

\* Key Board Back Light




Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date		2014/01/20	Deciphered Date		2015/01/19	Title
						<b>FAN / TP / PWR SW / KBBL</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Docuement Number
						Rev
						<b>LA-B012P</b>
Date:		Tuesday, August 05, 2014		Sheet 27 of 55		



## +5VS and +3VS switch



## +3VALW TO +3V\_DSW






## +3VALW\_PCH switch




For Intel S3 Power Reduction



Screw Hole

ZZZ  
PCB 13P LA-B011P REV0 M/B  
DA60013U000






## LCD PWR CTRL




Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS

SS table


## LCD backlight PWR CTRL



## Webcam PWR CTRL







**\* Touch Screen Panel**





Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS

SS table


## eDP Connector








## SATA HDD Connector



## +5V\_HDD Source






## SHORT DEFAULT






Fintek thermal sensor  
placed near by TOP DDR3



REMOTE1,2 (+/-) :  
Trace width/space:10/10 mil  
Trace length:<8"




Security Classification		Compal Secret Data		Title	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
				Date	Tuesday, August 05, 2014
				Sheet	34 of 55

Resistor Bridge Lookup Table		
R <sub>pu</sub> (ohm)	R <sub>pd</sub> (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111

0402 1% resistors are required

Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11





Memory ID	P/N	Vendor	Configuration	Size
(default) 000	SA000068U0L	SAMSUNG	K4W2G1646Q-BC1A	1GB
(default) 001	SA00006H40L	HYNIX	H5TC2G63FFR-11C	1GB
(default) 010	SA00006750L	Micron	MT41J128M16/T-093G	1GB
(default) 011	SA000076POL	SAMSUNG	K4W4G1646B-HC11	2GB
(default) 100	SA00006E80L	HYNIX	H5TC4G63AFR-11C	2GB
(default) 101	SA000077K0L	Micron	MT41J256M16HA-093G	2GB

## +1.35VS\_VGA TO +1.35V\_MEM\_GFX

The diagram shows two pins at the top: **+1.35VS\_VGA** on the left and **+1.35V\_MEM\_GFX** on the right. A red wire connects the bottom of the **+1.35VS\_VGA** pin to the bottom of the **+1.35V\_MEM\_GFX** pin, creating a short circuit. Below the diagram, the text **SHORT DEFAULT** is written in large, bold, blue capital letters.

## +1.8VS TO +1.8VGS




<b>+VGA_CORE</b>	10uF	1uF	0.1uF
VDDC	TBD	5 (1@)	10 (2@)
VDDCI	3.5A	1	3




<b>+VGA_PCIE</b>	10uF	1uF	0.1uF
PCIE_VDDC	2.5A	2 (1@)	5 (1@)
BIF_VDDC	1.4A	0	1
SPLL_VDDC	100mA	1	1

<b>+1.35V_MEM_GFX</b>	10uF	2.2uF	0.1uF	0.01uF
VDDR1 1.5A	3	5	5	5



<b>+1.8VGS</b>	10uF	1uF	0.1uF
PCIE_PVDD	100mA	1	1
MPLL_PVDD	130mA	1	1
SPLL_PVDD	75mA	1	1
VDDR4 (300mA)	0	0	0
VDD_CT	13mA	1	1
+TSVDD	13mA	1	1
+DP_VDDR	0	0	0
+DP_VDDC	0	0	0

+3VGS	10uF	1uF	0.1uF
VDDR3 25mA	0	2 (1@)	1














Place close to GPU (within 25mm)  
and place component close to each other




Security Classification		Compal Secret Data		Compal Electronics, Inc.									
Issued Date		2014/01/20	Deciphered Date		2015/01/19		Title						
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							TOPAZ_MEM						
							Size	Document Number					Rev
							Custom	LA-B012P					1.0
							Date:	Tuesday, August 05, 2014		Sheet	36 of 55		

Memory Partition A - Lower 32 bits




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title	TOPAZ VRAM A Lower	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-B012P	1.0
				Date:	Tuesday, August 05, 2014	Sheet 39 of 55













1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/ $\mu$ s.
2. The external pull ups on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD\_CT have ramped up.
3. VDDC and VDD\_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD\_CT starts to ramp up (or vice versa).
4. For power down, reversing the ramp-up sequence is recommended.





Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>TOPAZ NOTE</b>	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title	Rev 1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number <b>LA-B012P</b>	
				Date: Tuesday, August 05, 2014	Sheet 41 of 55

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title	Reserved Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-B012P	1.0
				Date:	Tuesday, August 05, 2014	Sheet 42 of 55



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title	Reserved Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date: Tuesday, August 05, 2014	Rev 1.0
				Sheet 43 of 55	








Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2014/01/20	Deciphered Date		2015/01/19	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PWR 3.3VALWP/SVALWP
						Document Number
LA-B012P						1.0
Date:				Tuesday, August 05, 2014	Sheet	46 of 55











TDC=9A  
Peak Current=13A  
OCP=16A

<10,11,36,47,52> PXS\_PWREN

@PR1103  
0\_0402\_5%

@PC1104  
0.1U\_0402\_16V7K

PR1102 VGA@  
154K\_0402\_1%

PR1105 VGA@  
470K\_0402\_1%

+3VS

PR1110  
100K\_0402\_5%

PU1100 VGA@

PGOOD VBST

TRIP DRVH

EN SW

VFB VSIN

TST DRVL

TP

TPS51212DSCR\_SON10\_3X3

PR1107 VGA@  
9.09K\_0402\_1%

PR1108 VGA@  
10K\_0402\_1%

+5VALW

VGA@  
PC1105  
1U\_0603\_10V6K

VGA@  
PR1101  
2.2\_0603\_5%

VGA@  
PC1103  
0.1U\_0603\_25V7K

VGA@  
PQ1100  
AON7408L

VGA@  
PQ1101  
AON7752

+1.35VGPU\_B+

@EMI@  
PC1100  
0.1U\_0402\_25V6

@EMI@  
PC1101  
0.0402\_50V7K

@EMI@  
PC1102  
10U\_0603\_25V6K

VGA@\_EMI@ PL1100  
FMMJ416HS720NT\_2P

B+

+1.35VGUPUP

@PJP1100  
JUMP\_43X118  
@PJP1101  
JUMP\_43X118

+1.35VS\_VGA

VGA@ PL1101  
1UH\_PCMB063T-1R0MS\_12A\_20%

PR1104 @EMI@  
4.7\_1206\_5%



PC1106 @EMI@  
680P\_0402\_50V7K

VGA@  
PC1108  
330U\_25V\_M

ESR=16m ohm


+1.35VGUPUP

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/01/20		Deciphered Date		2015/01/19		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PWR +1.35VGPU					
						Size		Document Number		Rev	
						LA-B012P				1.0	
						Date:		Tuesday, August 05, 2014		Sheet 51 of 55	





## Power block



Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date		2014/01/20	Deciphered Date	2015/01/19	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number		Rev
					LA-B012P		1.0
Date:		Tuesday, August 05, 2014			Sheet	55	of 55